View PCF8576C_34191.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
DATA SHEET
PCF8576C Universal LCD driver for low multiplex rates
Product specification Supersedes data of 1997 Nov 14 File under Integrated Circuits, IC12 1998 Jul 30
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
CONTENTS 1 2 3 4 5 6 6.1 6.2 6.3 6.4 6.4.1 6.4.2 6.4.3 6.4.4 6.5 6.5.1 6.5.2 6.6 6.7 6.8 6.9 6.10 6.11 6.12 6.13 6.14 6.15 6.16 7 7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 7.9 7.10 FEATURES GENERAL DESCRIPTION ORDERING INFORMATION BLOCK DIAGRAM PINNING FUNCTIONAL DESCRIPTION Power-on reset LCD bias generator LCD voltage selector LCD drive mode waveforms Static drive mode 1 : 2 multiplex drive mode 1 : 3 multiplex drive mode 1 : 4 multiplex drive mode Oscillator Internal clock External clock Timing Display latch Shift register Segment outputs Backplane outputs Display RAM Data pointer Subaddress counter Output bank selector Input bank selector Blinker CHARACTERISTICS OF THE I2C-BUS Bit transfer (see Fig.12) Start and stop conditions (see Fig.13) System configuration (see Fig.14) Acknowledge (see Fig.15) PCF8576C I2C-bus controller Input filters I2C-bus protocol Command decoder Display controller Cascaded operation 8 9 10 11 11.1 11.2 12 12.1 13 14 15 15.1 15.2 15.3 15.3.1 15.3.2 15.3.3 15.4 16 17 18 LIMITING VALUES HANDLING DC CHARACTERISTICS AC CHARACTERISTICS
PCF8576C
Typical supply current characteristics Typical characteristics of LC D outputs APPLICATION INFORMATION Chip-on-glass cascadability in single plane BONDING PAD LOCATIONS PACKAGE OUTLINES SOLDERING Introduction Reflow soldering Wave soldering LQFP VSO Method (LQFP and VSO) Repairing soldered joints DEFINITIONS LIFE SUPPORT APPLICATIONS PURCHASE OF PHILIPS I2C COMPONENTS
1998 Jul 30
2
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
1 FEATURES
PCF8576C
* Single-chip LCD controller/driver * Selectable backplane drive configuration: static or 2/3/4 backplane multiplexing * Selectable display bias configuration: static, 1/2 or 1/3 * Internal LCD bias generation with voltage-follower buffers * 40 segment drives: up to twenty 8-segment numeric characters; up to ten 15-segment alphanumeric characters; or any graphics of up to 160 elements * 40 x 4-bit RAM for display data storage * Auto-incremented display data loading across device subaddress boundaries * Display memory bank switching in static and duplex drive modes * Versatile blinking modes * LCD and logic supplies may be separated * Wide power supply range: from 2 V for low-threshold LCDs and up to 6 V for guest-host LCDs and high-threshold (automobile) twisted nematic LCDs. A 9 V version is also available on request. * Low power consumption * Power-saving mode for extremely low power consumption in battery-operated and telephone applications * I2C-bus interface * TTL/CMOS compatible * Compatible with any 4-bit, 8-bit or 16-bit microprocessors/microcontrollers 3 ORDERING INFORMATION PACKAGE TYPE NUMBER NAME PCF8576CT PCF8576CU PCF8576CU/2 PCF8576CU/5 PCF8576CU/7 PCF8576CU/10 PCF8576CU/12 PCF8576CH VSO56 - - - - FFC FFC LQFP64 chip in tray chip with bumps in tray unsawn wafer chip with bumps on tape chip-on-film frame carrier chip with bumps on film frame carrier plastic low profile quad flat package; 64 leads; body 10 x 10 x 1.4 mm DESCRIPTION plastic very small outline package; 56 leads VERSION SOT190-1 - - - - - - SOT314-2 * May be cascaded for large LCD applications (up to 2560 segments possible) * Cascadable with 24-segment LCD driver PCF8566 * Optimized pinning for plane wiring in both and multiple PCF8576C applications * Space-saving 56-lead plastic very small outline package (VSO56) or 64-lead low profile quad flat package (LQFP64) * No external components * Compatible with chip-on-glass technology * Manufactured in silicon gate CMOS process. 2 GENERAL DESCRIPTION
The PCF8576C is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) with low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 40 segments and can easily be cascaded for larger LCD applications. The PCF8576C is compatible with most microprocessors/microcontrollers and communicates via a two-line bidirectional I2C-bus. Communication overheads are minimized by a display RAM with auto-incremented addressing, by hardware subaddressing and by display memory switching (static and duplex drive modes).
1998 Jul 30
3
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ... 1998 Jul 30
BP0 BP2 BP1 BP3 13 VDD 5 14 15 16 S0 to S39 40 17 to 56 DISPLAY SEGMENT OUTPUTS BACKPLANE OUTPUTS LCD VOLTAGE SELECTOR DISPLAY LATCH VLCD CLK SYNC 12 LCD BIAS GENERATOR SHIFT REGISTER 4 3 TIMING BLINKER DISPLAY CONTROLLER OSC 6 OSCILLATOR POWERON RESET COMMAND DECODER INPUT FILTERS I 2C - BUS CONTROLLER 10 SA0
handbook, full pagewidth
4
Philips Semiconductors
Universal LCD driver for low multiplex rates
BLOCK DIAGRAM
PCF8576C
INPUT BANK SELECTOR DISPLAY RAM 40 x 4 BITS OUTPUT BANK SELECTOR
4
DATA POINTER
V SS SCL SDA
11 2 1
SUBADDRESS COUNTER 7 A0 8 A1 9 A2
MLD332
Product specification
PCF8576C
Fig.1 Block diagram; VSO56.
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
5 PINNING PIN SYMBOL SOT190 SDA SCL SYNC CLK VDD OSC A0 to A2 SA0 VSS VLCD BP0, BP2, BP1, BP3 S0 to S39 n.c. 1 2 3 4 5 6 7 to 9 10 11 12 13 to 16 17 to 56 - SOT314 10 11 12 13 14 15 16 to 18 19 20 21 25 to 28 29 to 32, 34 to 47, 49 to 64, 2 to 7 1, 8, 9, 22 to 24, 33 and 48
PCF8576C
DESCRIPTION I2C-bus serial data input/output I2C-bus serial clock input cascade synchronization input/output external clock input supply voltage oscillator input I2C-bus subaddress inputs I2C-bus slave address input; bit 0 logic ground LCD supply voltage LCD backplane outputs LCD segment outputs not connected
1998 Jul 30
5
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
PCF8576C
handbook, halfpage
SDA SCL SYNC CLK VDD OSC A0 A1 A2
1 2 3 4 5 6 7 8 9
56 S39 55 S38 54 S37 53 S36 52 S35 51 S34 50 S33 49 S32 48 S31 47 S30 46 S29 45 S28 44 S27 43 S26
SA0 10 VSS 11 VLCD 12 BP0 13 BP2 14
PCF8576CT
BP1 15 BP3 16 S0 17 S1 18 S2 19 S3 20 S4 21 S5 22 S6 23 S7 24 S8 25 S9 26 S10 27 S11 28
MLD334
42 S25 41 S24 40 S23 39 S22 38 S21 37 S20 36 S19 35 S18 34 S17 33 S16 32 S15 31 S14 30 S13 29 S12
Fig.2 Pin configuration; VSO56.
1998 Jul 30
6
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
PCF8576C
64 S33
63 S32
62 S31
61 S30
60 S29
59 S28
58 S27
57 S26
56 S25
55 S24
54 S23
53 S22
52 S21
51 S20
50 S19
n.c. S34 S35 S36 S37 S38 S39 n.c. n.c.
1 2 3 4 5 6 7 8
49 S18 48 n.c. 47 S17 46 S16 45 S15 44 S14 43 S13 42 S12 41 S11 40 S10 39 S9 38 S8 37 S7 36 S6 35 S5 34 S4 33 n.c. S3 32
MLD333
handbook, full pagewidth
PCF8576CH
9 SDA 10 SCL 11 SYNC 12 CLK 13 VDD 14 OSC 15 A0 16 A1 17 A2 18 SA0 19 VSS 20 VLCD 21 n.c. 22 n.c. 23 n.c. 24 BP0 25 BP2 26 BP1 27 BP3 28 S0 29 S1 30 S2 31
Fig.3 Pin configuration; LQFP64.
1998 Jul 30
7
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
6 FUNCTIONAL DESCRIPTION
PCF8576C
The host microprocessor/microcontroller maintains the 2-line I2C-bus communication channel with the PCF8576C. The internal oscillator is selected by tying OSC (pin 6) to VSS (pin 11). The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are to the power supplies (VDD, VSS and VLCD) and the LCD panel chosen for the application.
The PCF8576C is a versatile peripheral device designed to interface to any microprocessor/microcontroller to a wide variety of LCDs. It can directly drive any static or multiplexed LCD containing up to four backplanes and up to 40 segments. The display configurations possible with the PCF8576C depend on the number of active backplane outputs required; a selection of display configurations is given in Table 1. All of the display configurations given in Table 1 can be implemented in the typical system shown in Fig.4. Table 1 Selection of display configurations NUMBER OF BACKPLANES SEGMENTS 4 3 2 1 160 120 80 40
7-SEGMENTS NUMERIC DIGITS 20 15 10 5 INDICATOR SYMBOLS 20 15 10 5
14-SEGMENTS ALPHANUMERIC DOT MATRIX CHARACTERS 10 8 5 2 INDICATOR SYMBOLS 20 8 10 12 160 dots (4 x 40) 120 dots (3 x 40) 80 dots (2 x 40) 40 dots (1 x 40)
handbook, full pagewidth
V
DD R
tr 2CB 5 SDA SCL OSC
V DD 1 2 6 7 A0 8 A1 9
V 12
LCD LCD PANEL (up to 160 elements)
HOST MICROPROCESSOR/ MICROCONTROLLER
17 to 56 40 segment drives
PCF8576CT
13 to 16 10 11 A2 SA0 V SS
4 backplanes
MBE524
V SS
Fig.4 Typical system configuration.
1998 Jul 30
8
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
6.1 Power-on reset 6.3 LCD voltage selector
PCF8576C
At power-on the PCF8576C resets to a starting condition as follows: 1. All backplane outputs are set to VDD. 2. All segment outputs are set to VDD. 3. The drive mode `1 : 4 multiplex with 13bias' is selected. 4. Blinking is switched off. 5. Input and output bank selectors are reset (as defined in Table 5). 6. The I2C-bus interface is initialized. 7. The data pointer and the subaddress counter are cleared. Data transfers on the I2C-bus should be avoided for 1 ms following power-on to allow completion of the reset action. 6.2 LCD bias generator
The LCD voltage selector co-ordinates the multiplexing of the LCD in accordance with the selected LCD drive configuration. The operation of the voltage selector is controlled by MODE SET commands from the command decoder. The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of Vop = VDD - VLCD and the resulting discrimination ratios (D), are given in Table 2. A practical value for Vop is determined by equating Voff(rms) with a defined LCD threshold voltage (Vth), typically when the LCD exhibits approximately 10% contrast. In the static drive mode a suitable choice is Vop > 3Vth approximately. Multiplex drive ratios of 1 : 3 and 1 : 4 with 12bias are possible but the discrimination and hence the contrast ratios are smaller ( 3 = 1.732 for 1 : 3 multiplex or
The full-scale LCD voltage (Vop) is obtained from VDD - VLCD. The LCD voltage may be temperature compensated externally through the VLCD supply to pin 12. Fractional LCD biasing voltages are obtained from an internal voltage divider of the three series resistors connected between VDD and VLCD. The centre resistor can be switched out of the circuit to provide a 12bias voltage level for the 1 : 2 multiplex configuration.
21 ---------- = 1.528 for 1 : 4 multiplex). 3 The advantage of these modes is a reduction of the LCD full-scale voltage Vop as follows: * 1 : 3 multiplex (12bias): Vop = 6 x V off rms = 2.449 Voff(rms)
* 1 : 4 multiplex (12bias): ( 4 x 3) Vop = ----------------------- = 2.309 Voff(rms) 3 These compare with Vop = 3 Voff(rms) when 13bias is used.
Table 2 Preferred LCD drive modes: summary of characteristics NUMBER OF LCD DRIVE MODE BACKPLANES static 1:2 1:2 1:3 1:4 1 2 2 3 4 LEVELS 2 3 4 4 4 LCD BIAS CONFIGURATION static
1 1 1 1 2 3 3 3
V off(rms) -------------------V op 0 0.354 0.333 0.333 0.333
V on(rms) -------------------V op 1 0.791 0.745 0.638 0.577
V on(rms) D = -------------------V off(rms) 2.236 2.236 1.915 1.732
1998 Jul 30
9
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
6.4 6.4.1 LCD drive mode waveforms STATIC DRIVE MODE
PCF8576C
The static LCD drive mode is used when a single backplane is provided in the LCD. Backplane and segment drive waveforms for this mode are shown in Fig.5.
T frame V DD BP0 V LCD V DD Sn V LCD VDD Sn 1 V LCD V op (a) waveforms at driver state 1 (on) state 2 (off) LCD segments
state 1
0
Vop V op
state 2
0
Vop
(b) resultant waveforms at LCD segment
MBE539
V state1(t) = V S (t) - V BP0(t)
n
V on(rms) = V op V state2(t) = V S
n+1
(t) - V BP0(t)
V off(rms) = 0 V
Fig.5 Static drive mode waveforms (Vop = VDD - VLCD). 1998 Jul 30 10
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
6.4.2 1 : 2 MULTIPLEX DRIVE MODE
PCF8576C
When two backplanes are provided in the LCD, the 1 : 2 multiplex mode applies. The PCF8576C allows use of 12bias or 1 bias in this mode as shown in Figs 6 and 7. 3
T frame VDD BP0 (VDD V LCD VDD BP1 (VDD V LCD VDD Sn V LCD VDD Sn 1 V LCD (a) waveforms at driver Vop V op /2 state 1 0 V op /2 Vop Vop V op /2 state 2 0 V op /2 Vop (b) resultant waveforms at LCD segment
MBE540
LCD segments V LCD )/2 state 1 state 2 V LCD )/2
V state1(t) = V S (t) - V BP0(t)
n
V on(rms) = 0.791V op V state2(t) = V S (t) - V BP1(t)
n
V off(rms) = 0.354V op
Fig.6 Waveforms for the 1 : 2 multiplex drive mode with 12bias (Vop = VDD - VLCD). 1998 Jul 30 11
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
PCF8576C
T frame VDD V DD Vop /3 VDD 2Vop /3 VLCD VDD V DD Vop /3 VDD 2Vop /3 VLCD VDD V DD Vop /3 VDD 2Vop /3 VLCD VDD V DD Vop /3 VDD 2Vop /3 VLCD (a) waveforms at driver Vop 2Vop /3 Vop /3 0 Vop /3 2Vop /3 Vop Vop 2Vop /3 Vop /3 0 Vop /3 2Vop /3 Vop LCD segments
BP0
state 1 state 2
BP1
Sn
Sn 1
state 1
state 2
(b) resultant waveforms at LCD segment
MBE541
V state1(t) = V S (t) - V BP0(t)
n
V on(rms) = 0.745V op V state2(t) = V S (t) - V BP1(t)
n
V off(rms) = 0.333V op
Fig.7 Waveforms for the 1 : 2 multiplex drive mode with 13bias (Vop = VDD - VLCD). 1998 Jul 30 12
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
6.4.3 1 : 3 MULTIPLEX DRIVE MODE
PCF8576C
When three backplanes are provided in the LCD, the 1 : 3 multiplex drive mode applies, as shown in Fig.8.
T frame VDD V DD Vop /3 VDD 2Vop /3 VLCD VDD V DD Vop /3 VDD 2Vop /3 VLCD VDD V DD Vop /3 VDD 2Vop /3 VLCD VDD V DD Vop /3 VDD 2Vop /3 VLCD VDD V DD Vop /3 VDD 2Vop /3 VLCD VDD V DD Vop /3 VDD 2Vop /3 VLCD (a) waveforms at driver Vop 2V op /3 Vop /3 0 Vop /3 2V op /3 Vop Vop 2V op /3 Vop /3 0 Vop /3 2V op /3 Vop LCD segments
BP0
state 1 state 2
BP1
BP2/S23
Sn
Sn 1
Sn 2
state 1
state 2
(b) resultant waveforms at LCD segment
MBE542
V state1(t) = V S (t) - V BP0(t)
n
V on(rms) = 0.638V op V state2(t) = V S (t) - V BP1(t)
n
V off(rms) = 0.333V op
Fig.8 Waveforms for the 1 : 3 multiplex drive mode (Vop = VDD - VLCD). 1998 Jul 30 13
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
6.4.4 1 : 4 MULTIPLEX DRIVE MODE
PCF8576C
When four backplanes are provided in the LCD, the 1 : 4 multiplex drive mode applies, as shown in Fig.9.
T frame VDD V DD Vop /3 VDD 2Vop /3 VLCD VDD V DD Vop /3 VDD 2Vop /3 VLCD VDD V DD Vop /3 VDD 2Vop /3 VLCD VDD V DD Vop /3 VDD 2Vop /3 VLCD VDD V DD Vop /3 VDD 2Vop /3 VLCD VDD V DD Vop /3 VDD 2Vop /3 VLCD VDD V DD Vop /3 VDD 2Vop /3 VLCD VDD V DD Vop /3 VDD 2Vop /3 VLCD (a) waveforms at driver Vop 2Vop /3 V op /3 0 V op /3 2Vop /3 Vop Vop 2Vop /3 V op /3 0 V op /3 2Vop /3 Vop V state1(t) = V S (t) - V BP0(t)
n
LCD segments
BP0
state 1 state 2
BP1
BP2
BP3
Sn
Sn 1
Sn 2
Sn 3
state 1
V on(rms) = 0.577V op V state2(t) = V S (t) - V BP1(t)
n
state 2
V off(rms) = 0.333V op
(b) resultant waveforms at LCD segment
MBE543
Fig.9 Waveforms for the 1 : 4 multiplex drive mode (Vop = VDD - VLCD). 1998 Jul 30 14
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
6.5 6.5.1 Oscillator INTERNAL CLOCK
PCF8576C
When a device is unable to digest a display data byte before the next one arrives, it holds the SCL line LOW until the first display data byte is stored. This slows down the transmission rate of the I2C-bus but no data loss occurs. 6.7 Display latch
The internal logic and the LCD drive signals of the PCF8576C are timed either by the built-in oscillator or from an external clock. When the internal oscillator is used, OSC (pin 6) should be connected to VSS (pin 11). In this event, the output from CLK (pin 4) provides the clock signal for cascaded PCF8566s or PCF8576Cs in the system. Note that the PCF8576C is backwards compatible with the PCF8576. Where resistor Rosc to VSS is present, the internal oscillator is selected. 6.5.2 EXTERNAL CLOCK
The display latch holds the display data while the corresponding multiplex signals are generated. There is a one-to-one relationship between the data in the display latch, the LCD segment outputs and one column of the display RAM. 6.8 Shift register
The condition for external clock is made by tying OSC (pin 6) to VDD; CLK (pin 4) then becomes the external clock input. The clock frequency (fclk) determines the LCD frame frequency and the maximum rate for data reception from the I2C-bus. To allow I2C-bus transmissions at their maximum data rate of 100 kHz, fclk should be chosen to be above 125 kHz. A clock signal must always be supplied to the device; removing the clock may freeze the LCD in a DC state. 6.6 Timing
The shift register serves to transfer display information from the display RAM to the display latch while previous data is displayed. 6.9 Segment outputs
The LCD drive section includes 40 segment outputs S0 to S39 (pins 17 to 56) which should be connected directly to the LCD. The segment output signals are generated in accordance with the multiplexed backplane signals and with data resident in the display latch. When less than 40 segment outputs are required the unused segment outputs should be left open-circuit. 6.10 Backplane outputs
The timing of the PCF8576C organizes the internal data flow of the device. This includes the transfer of display data from the display RAM to the display segment outputs. In cascaded applications, the synchronization signal SYNC maintains the correct timing relationship between the PCF8576Cs in the system. The timing also generates the LCD frame frequency which it derives as an integer multiple of the clock frequency (see Table 3). The frame frequency is set by the MODE SET commands when internal clock is used, or by the frequency applied to pin 4 when external clock is used. The ratio between the clock frequency and the LCD frame frequency depends on the mode in which the device is operating. In the power-saving mode the reduction ratio is six times smaller; this allows the clock frequency to be reduced by a factor of six. The reduced clock frequency results in a significant reduction in power dissipation. The lower clock frequency has the disadvantage of increasing the response time when large amounts of display data are transmitted on the I2C-bus.
The LCD drive section includes four backplane outputs BP0 to BP3 which should be connected directly to the LCD. The backplane output signals are generated in accordance with the selected LCD drive mode. If less than four backplane outputs are required the unused outputs can be left open-circuit. In the 1 : 3 multiplex drive mode BP3 carries the same signal as BP1, therefore these two adjacent outputs can be tied together to give enhanced drive capabilities. In the 1 : 2 multiplex drive mode BP0 and BP2, BP1 and BP3 respectively carry the same signals and may also be paired to increase the drive capabilities. In the static drive mode the same signal is carried by all four backplane outputs and they can be connected in parallel for very high drive requirements.
1998 Jul 30
15
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
6.11 Display RAM
PCF8576C
In the 1 : 2 multiplex drive mode the eight transmitted data bits are placed in bits 0 and 1 of four successive display RAM addresses. In the 1 : 3 multiplex drive mode these bits are placed in bits 0, 1 and 2 of three successive addresses, with bit 2 of the third address left unchanged. This last bit may, if necessary, be controlled by an additional transfer to this address but care should be taken to avoid overriding adjacent data because full bytes are always transmitted. In the 1 : 4 multiplex drive mode the eight transmitted data bits are placed in bits 0, 1, 2 and 3 of two successive display RAM addresses. Table 3 LCD frame frequencies FRAME FREQUENCY f clk -----------2880 f clk --------480 NOMINAL FRAME FREQUENCY (Hz) 64
The display RAM is a static 40 x 4-bit RAM which stores LCD data. A logic 1 in the RAM bit-map indicates the on state of the corresponding LCD segment; similarly, a logic 0 indicates the off state. There is a one-to-one correspondence between the RAM addresses and the segment outputs, and between the individual bits of a RAM word and the backplane outputs. The first RAM column corresponds to the 40 segments operated with respect to backplane BP0 (see Fig.10). In multiplexed LCD applications the segment data of the second, third and fourth column of the display RAM are time-multiplexed with BP1, BP2 and BP3 respectively. When display data is transmitted to the PCF8576C the display bytes received are stored in the display RAM in accordance with the selected LCD drive mode. To illustrate the filling order, an example of a 7-segment numeric display showing all drive modes is given in Fig.11; the RAM filling organization depicted applies equally to other LCD types. With reference to Fig.11, in the static drive mode the eight transmitted data bits are placed in bit 0 of eight successive display RAM addresses.
PCF8576C MODE
Normal mode
Power-saving mode
64
display RAM addresses (rows) / segment outputs (S) 0 0 display RAM bits 1 (columns) / backplane outputs 2 (BP) 3
MBE525
1
2
3
4
35
36
37
38
39
Fig.10 Display RAM bit-map showing direct relationship between display RAM addresses and segment outputs, and between bits in a RAM word and backplane outputs.
1998 Jul 30
16
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
6.12 Data pointer 6.14 Output bank selector
PCF8576C
The addressing mechanism for the display RAM is realized using the data pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the data pointer by the LOAD DATA POINTER command. Following this, an arriving data byte is stored starting at the display RAM address indicated by the data pointer thereby observing the filling order shown in Fig.11. The data pointer is automatically incremented in accordance with the chosen LCD configuration. That is, after each byte is stored, the contents of the data pointer are incremented by eight (static drive mode), by four (1 : 2 multiplex drive mode) or by two (1 : 4 multiplex drive mode). 6.13 Subaddress counter
This selects one of the four bits per display RAM address for transfer to the display latch. The actual bit chosen depends on the particular LCD drive mode in operation and on the instant in the multiplex sequence. In 1 : 4 multiplex, all RAM addresses of bit 0 are the first to be selected, these are followed by the contents of bit 1, bit 2 and then bit 3. Similarly in 1 : 3 multiplex, bits 0, 1 and 2 are selected sequentially. In 1 : 2 multiplex, bits 0 and 1 are selected and, in the static mode, bit 0 is selected. The PCF8576C includes a RAM bank switching feature in the static and 1 : 2 multiplex drive modes. In the static drive mode, the BANK SELECT command may request the contents of bit 2 to be selected for display instead of bit 0 contents. In the 1 : 2 drive mode, the contents of bits 2 and 3 may be selected instead of bits 0 and 1. This gives the provision for preparing display information in an alternative bank and to be able to switch to it once it is assembled. 6.15 Input bank selector
The storage of display data is conditioned by the contents of the subaddress counter. Storage is allowed to take place only when the contents of the subaddress counter agree with the hardware subaddress applied to A0, A1 and A2. The subaddress counter value is defined by the DEVICE SELECT command. If the contents of the subaddress counter and the hardware subaddress do not agree then data storage is inhibited but the data pointer is incremented as if data storage had taken place. The subaddress counter is also incremented when the data pointer overflows. The storage arrangements described lead to extremely efficient data loading in cascaded applications. When a series of display bytes are sent to the display RAM, automatic wrap-over to the next PCF8576C occurs when the last RAM address is exceeded. Subaddressing across device boundaries is successful even if the change to the next device in the cascade occurs within a transmitted character (such as during the 14th display data byte transmitted in 1 : 3 multiplex mode).
The input bank selector loads display data into the display RAM in accordance with the selected LCD drive configuration. Display data can be loaded in bit 2 in static drive mode or in bits 2 and 3 in 1 : 2 drive mode by using the BANK SELECT command. The input bank selector functions independent of the output bank selector.
1998 Jul 30
17
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
6.16 Blinker
PCF8576C
By means of the output bank selector, the displayed RAM banks are exchanged with alternate RAM banks at the blinking frequency. This mode can also be specified by the BLINK command. In the 1 : 3 and 1 : 4 multiplex modes, where no alternate RAM bank is available, groups of LCD segments can be blinked by selectively changing the display RAM data at fixed time intervals. If the entire display is to be blinked at a frequency other than the nominal blinking frequency, this can be effectively performed by resetting and setting the display enable bit E at the required rate using the MODE SET command.
The display blinking capabilities of the PCF8576C are very versatile. The whole display can be blinked at frequencies selected by the BLINK command. The blinking frequencies are integer multiples of the clock frequency; the ratios between the clock and blinking frequencies depend on the mode in which the device is operating, as shown in Table 4. An additional feature is for an arbitrary selection of LCD segments to be blinked. This applies to the static and 1 : 2 LCD drive modes and can be implemented without any communication overheads. Table 4 Blinking frequencies NORMAL OPERATING MODE RATIO - f clk --------------92160 f clk ------------------184320 f clk ------------------368640
BLINKING MODE Off 2 Hz
POWER-SAVING MODE RATIO - f clk --------------15360 f clk --------------30720 f clk --------------61440
NOMINAL BLINKING FREQUENCY blinking off 2 Hz
1 Hz
1 Hz
0.5 Hz
0.5 Hz
1998 Jul 30
18
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ... 1998 Jul 30 19
1:3 multiplex 1:4 multiplex
Sn 1
Philips Semiconductors
Universal LCD driver for low multiplex rates
drive mode
LCD segments
a f g e d Sn 6 c b Sn Sn Sn 7 DP 1
LCD backplanes
display RAM filling order
transmitted display byte
Sn Sn Sn
2 3 4 5
BP0
n bit/ BP 0 1 2 3 c x x x
n1 b x x x
n2 a x x x
n3 f x x x
n4 g x x x
n5 e x x x
n6 d x x x
n7 MSB DP x x x cbaf LSB g e d DP
static
Sn
Sn
BP0 a f g b
n bit/ BP
BP1 c
n1 f g x x
n2 e c x x
n3 d DP x x MSB abf LSB g e c d DP
1:2
Sn
1
multiplex
Sn Sn Sn Sn
2 3
e d
DP
0 1 2 3
a b x x
1 2 f
a b g e d c DP Sn
BP0
n bit/ BP
BP1 BP2
n1 a d g x
n2 f e x x MSB b DP c a d g f LSB e
0 1 2 3
b DP c x
Sn f
a b g e d c DP BP1 BP3 BP0 BP2
n bit/ BP 0 1 2 3 a c b DP
n1 f e g d
MSB a c b DP f
LSB egd
Product specification
PCF8576C
handbook, full pagewidth
MBE534
x = data bit unchanged.
Fig.11 Relationships between LCD layout, drive mode, display RAM filling order and display data transmitted over the I2C-bus.
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
7 CHARACTERISTICS OF THE I2C-BUS 7.5 PCF8576C I2C-bus controller
PCF8576C
The I2C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy. 7.1 Bit transfer (see Fig.12)
The PCF8576C acts as an I2C-bus slave receiver. It does not initiate I2C-bus transfers or transmit data to an I2C-bus master receiver. The only data output from the PCF8576C are the acknowledge signals of the selected devices. Device selection depends on the I2C-bus slave address, on the transferred command data and on the hardware subaddress. In single device application, the hardware subaddress inputs A0, A1 and A2 are normally tied to VSS which defines the hardware subaddress 0. In multiple device applications A0, A1 and A2 are tied to VSS or VDD in accordance with a binary coding scheme such that no two devices with a common I2C-bus slave address have the same hardware subaddress. In the power-saving mode it is possible that the PCF8576C is not able to keep up with the highest transmission rates when large amounts of display data are transmitted. If this situation occurs, the PCF8576C forces the SCL line LOW until its internal operations are completed. This is known as the `clock synchronization feature' of the I2C-bus and serves to slow down fast transmitters. Data loss does not occur. 7.6 Input filters
One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal. 7.2 Start and stop conditions (see Fig.13)
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P). 7.3 System configuration (see Fig.14)
A device generating a message is a `transmitter', a device receiving a message is the `receiver'. The device that controls the message is the `master' and the devices which are controlled by the master are the `slaves'. 7.4 Acknowledge (see Fig.15)
To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines. 7.7 I2C-bus protocol
The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.
Two I2C-bus slave addresses (0111000 and 0111001) are reserved for the PCF8576C. The least significant bit of the slave address that a PCF8576C will respond to is defined by the level tied at its input SA0 (pin 10). Therefore, two types of PCF8576C can be distinguished on the same I2C-bus which allows: 1. Up to 16 PCF8576Cs on the same I2C-bus for very large LCD applications. 2. The use of two types of LCD multiplex on the same I2C-bus. The I2C-bus protocol is shown in Fig.16. The sequence is initiated with a START condition (S) from the I2C-bus master which is followed by one of the two PCF8675C slave addresses available. All PCF8576Cs with the corresponding SA0 level acknowledge in parallel with the slave address but all PCF8576Cs with the alternative SA0 level ignore the whole I2C-bus transfer.
1998 Jul 30
20
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
After acknowledgement, one or more command bytes (m) follow which define the status of the addressed PCF8576Cs. The last command byte is tagged with a cleared most significant bit, the continuation bit C. The command bytes are also acknowledged by all addressed PCF8576Cs on the bus. After the last command byte, a series of display data bytes (n) may follow. These display bytes are stored in the display RAM at the address specified by the data pointer and the subaddress counter. Both data pointer and subaddress counter are automatically updated and the data is directed to the intended PCF8576C device. The acknowledgement after each byte is made only by the (A0, A1 and A2) addressed PCF8576C. After the last display byte, the I2C-bus master issues a STOP condition (P). 7.8 Command decoder
PCF8576C
The command decoder identifies command bytes that arrive on the I2C-bus. All available commands carry a continuation bit C in their most significant bit position (Fig.17). When this bit is set, it indicates that the next byte of the transfer to arrive will also represent a command. If this bit is reset, it indicates the last command byte of the transfer. Further bytes will be regarded as display data. The five commands available to the PCF8576C are defined in Table 5.
SDA
SCL data line stable; data valid change of data allowed
MBA607
Fig.12 Bit transfer.
handbook, full pagewidth
SDA
SDA
SCL S START condition P STOP condition
SCL
MBC622
Fig.13 Definition of START and STOP conditions.
1998 Jul 30
21
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
PCF8576C
MASTER TRANSMITTER/ RECEIVER SDA SCL
SLAVE RECEIVER
SLAVE TRANSMITTER/ RECEIVER
MASTER TRANSMITTER
MASTER TRANSMITTER/ RECEIVER
MGA807
Fig.14 System configuration.
handbook, full pagewidth
DATA OUTPUT BY TRANSMITTER not acknowledge DATA OUTPUT BY RECEIVER acknowledge SCL FROM MASTER S START condition clock pulse for acknowledgement
MBC602
1
2
8
9
Fig.15 Acknowledgement on the I2C-bus.
1998 Jul 30
22
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
PCF8576C
handbook, full pagewidth
R/ W slave address S
acknowledge by all addressed PCF8576Cs
acknowledge by A0, A1 and A2 selected PCF8576C only
S 0 1 1 1 0 0A 0AC
0 1 byte n
COMMAND
A
DISPLAY DATA
A
P
1 byte(s)
n
0 byte(s) update data pointers and if necessary, subaddress counter
MBE538
Fig.16 I2C-bus protocol.
MSB C REST OF OPCODE
LSB
MSA833
C = 0; last command. C = 1; commands continue.
Fig.17 General format of command byte.
1998 Jul 30
23
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
Table 5 Definition of PCF8576C commands OPCODE C 1 0 LP E B M1 M0 OPTIONS Table 6 Table 7 Table 8
PCF8576C
COMMAND MODE SET
DESCRIPTION Defines LCD drive mode. Defines LCD bias configuration. Defines display status. The possibility to disable the display allows implementation of blinking under external control. Defines power dissipation mode. Six bits of immediate data, bits P5 to P0, are transferred to the data pointer to define one of forty display RAM addresses. Three bits of immediate data, bits A0 to A3, are transferred to the subaddress counter to define one of eight hardware subaddresses. Defines input bank selection (storage of arriving display data). Defines output bank selection (retrieval of LCD display data). The BANK SELECT command has no effect in 1 : 3 and 1 : 4 multiplex drive modes.
Table 9 LOAD DATA POINTER C 0 P5 P4 P3 P2 P1 P0 Table 10
DEVICE SELECT
C
1
1
0
0
A2
A1
A0
Table 11
BANK SELECT
C
1
1
1
1
0
I
O
Table 12 Table 13
BLINK
C
1
1
1
0
A
BF1 BF0
Table 14 Table 15
Defines the blinking frequency. Selects the blinking mode; normal operation with frequency set by BF1, BF0 or blinking by alternation of display RAM banks. Alternation blinking does not apply in 1 : 3 and 1 : 4 multiplex drive modes.
Table 6
Mode set option 1 BITS M1 0 1 1 0 M0 1 0 1 0
Table 8
Mode set option 3 BIT E 0 1 Mode set option 4 MODE BIT LP 0 1
LCD DRIVE MODE DRIVE MODE Static 1:2 1:3 1:4 Table 7
1 1
DISPLAY STATUS Disabled (blank) Enabled Table 9
BACKPLANE 1 BP MUX (2 BP) MUX (3 BP) MUX (4 BP) Mode set option 2 LCD BIAS
Normal mode Power-saving mode
BIT B 0 1
3bias 2bias
1998 Jul 30
24
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
Table 10 Load data pointer option 1 DESCRIPTION 6 bit binary value of 0 to 39 BITS P5 P4 P3 P2 P1 P0 Off 2 Hz BITS A0 A1 A2 1 Hz 0.5 Hz Table 15 Blink option 2 BIT I 0 1 BLINK MODE Normal blinking Alternation blinking BLINK FREQUENCY Table 14 Blink option 1
PCF8576C
BITS BF1 0 0 1 1 BF0 0 1 0 1
Table 11 Device select option 1 DESCRIPTION 3 bit binary value of 0 to 7 Table 12 Bank select option 1 STATIC RAM bit 0 RAM bit 2 1 : 2 MUX RAM bits 0 and 1 RAM bits 2 and 3
BIT A 0 1
Table 13 Bank select option 2 STATIC RAM bit 0 RAM bit 2 7.9 1 : 2 MUX RAM bits 0 and 1 RAM bits 2 and 3 BIT O 0 1 The SYNC line is provided to maintain the correct synchronization between all cascaded PCF8576Cs. This synchronization is guaranteed after the power-on reset. The only time that SYNC is likely to be needed is if synchronization is accidentally lost (e.g. by noise in adverse electrical environments; or by the definition of a multiplex mode when PCF8576Cs with differing SA0 levels are cascaded). SYNC is organized as an input/output pin; the output selection being realized as an open-drain driver with an internal pull-up resistor. A PCF8576C asserts the SYNC line at the onset of its last active backplane signal and monitors the SYNC line at all other times. Should synchronization in the cascade be lost, it will be restored by the first PCF8675C to assert SYNC. The timing relationship between the backplane waveforms and the SYNC signal for the various drive modes of the PCF8576C are shown in Fig.19. For single plane wiring of packaged PCF8576Cs and chip-on-glass cascading, see Chapter "Application information".
Display controller
The display controller executes the commands identified by the command decoder. It contains the status registers of the PCF8576C and co-ordinates their effects. The controller is also responsible for loading display data into the display RAM as required by the filling order. 7.10 Cascaded operation
In large display configurations, up to 16 PCF8576Cs can be distinguished on the same I2C-bus by using the 3-bit hardware subaddress (A0, A1 and A2) and the programmable I2C-bus slave address (SA0). When cascaded PCF8576Cs are synchronized so that they can share the backplane signals from one of the devices in the cascade. Such an arrangement is cost-effective in large LCD applications since the backplane outputs of only one device need to be through-plated to the backplane electrodes of the display. The other PCF8576Cs of the cascade contribute additional segment outputs but their backplane outputs are left open-circuit (Fig.18).
1998 Jul 30
25
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
PCF8576C
handbook, full pagewidth
VDD SDA 1 SCL 2 SYNC CLK 3 5
VLCD 12 17 to 56
40 segment drives
LCD PANEL
PCF8576CT
13,15, 14,16 A0 A1 A2 SAO VSS (up to 2560 elements) BP0 to BP3 (open-circuit)
4 OSC 6
V LCD V DD tr 2CB 5 HOST MICROPROCESSOR/ MICROCONTROLLER SDA SCL SYNC CLK OSC 1 2 3 4 6 7 V SS A0 8 A1 9 A2 10 11
R
V DD
V 12
LCD
17 to 56 40 segment drives
PCF8576CT
13,15, 14,16
4 backplanes
BP0 to BP3
MBE533
SA0 V SS
Fig.18 Cascaded PCF8576C configuration.
1998 Jul 30
26
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
PCF8576C
handbook, full pagewidth
1 Tframe = f frame
BP0
SYNC (a) static drive mode. BP1 (1/2 bias)
BP1 (1/3 bias)
SYNC (b) 1 : 2 multiplex drive mode.
BP2
SYNC (c) 1 : 3 multiplex drive mode.
BP3
SYNC
MBE535
(d) 1 : 4 multiplex drive mode.
Excessive capacitive coupling between SCL or CLK and SYNC may cause erroneous synchronization. If this proves to be a problem, the capacitance of the SYNC line should be increased (e.g. by an external capacitor between SYNC and VDD). Degradation of the positive edge of the SYNC pulse may be countered by an external pull-up resistor. (a) static drive mode. (b) 1 : 2 multiplex drive mode. (c) 1 : 3 multiplex drive mode. (d) 1 : 4 multiplex drive mode.
Fig.19 Synchronization of the cascade for the various PCF8576C drive modes.
1998 Jul 30
27
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
8 LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 134). SYMBOL VDD VLCD VI1 VI2 VO II IO Ptot PO Tstg 9 supply voltage LCD supply voltage input voltage CLK, SYNC, SA0, OSC, A0 to A2 input voltage SDA, SCL output voltage S0 to S39, BP0 to BP3 DC input current DC output current total power dissipation power dissipation per output storage temperature PARAMETER MIN. -0.5 VDD - 8.0 VSS - 0.5 VSS - 0.5 VLCD - 0.5 -20 -25 -50 - - -65
PCF8576C
MAX. +8.0 VDD VDD + 0.5 +8.0 VDD + 0.5 +20 +25 +50 400 100 +150 V V V V V
UNIT
mA mA mA mW mW C
IDD, ISS, ILCD VDD, VSS or VLCD current
HANDLING
Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices" ).
1998 Jul 30
28
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
PCF8576C
10 DC CHARACTERISTICS VDD = 2 to 6 V; VSS = 0 V; VLCD = VDD - 2 V to VDD - 6 V; Tamb = -40 to +85 C; unless otherwise specified. SYMBOL Supplies VDD VLCD IDD supply voltage LCD supply voltage supply current normal mode power-saving mode note 1 note 2 fclk = 200 kHz - - - 120 60 A A fclk = 35 kHz; - VDD = 3.5 V; VLCD = 0 V; A0, A1 and A2 tied to VSS VSS 0.7VDD 0.7VDD IOL = 0 mA IOH = 0 mA VOH = 4 V; VDD = 5 V VOL = 0.4 V; VDD = 5 V VI = VDD or VSS VI = VDD VI = 1 V; VDD = 5 V - 1 -1 3 -1 -1 15 20 note 3 note 4 - - - -20 -20 - - 2 VDD - 6 - - 6 VDD - 2 V V PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
Logic VIL VIH1 VIH2 VOL VOH IOL1 IOH1 IOL2 IL1 IL2 Ipd RSYNC VPOR tSW CI VBP VS RBP RS Notes 1. VLCD VDD - 3 V for 13bias. 2. LCD outputs are open-circuit; inputs at VSS or VDD; external clock with 50% duty factor; I2C-bus inactive. 3. Resets all logic when VDD < VPOR. 4. Periodically sampled, not 100% tested. 5. Outputs measured one at a time. 1998 Jul 30 29 LOW-level input voltage SDA, SCL, CLK, SYNC, SA0, OSC, A0 to A2 HIGH-level input voltage CLK, SYNC, SA0, OSC, A0 to A2 HIGH-level input voltage SDA, SCL LOW-level output voltage HIGH-level output voltage HIGH-level output current CLK LOW-level output current SDA, SCL leakage current SA0, A0 to A2, CLK, SDA and SCL leakage current OSC A0, A1, A2 and OSC pull-down current pull-up resistor (SYNC) power-on reset voltage level tolerable spike width on bus input capacitance - - - - - - - - - 50 50 1.0 - - - - - - 0.3VDD VDD 6.0 0.05 - - - - +1 +1 150 150 1.6 100 7 V V V V V mA mA mA A A A k V ns pF
VDD - 0.05 -
LOW-level output current CLK, SYNC VOL = 1 V; VDD = 5 V
LCD outputs DC voltage component BP0 to BP3 DC voltage component S0 to S39 output resistance BP0 to BP3 output resistance S0 to S39 CBP = 35 nF CS = 5 nF note 5; VLCD = VDD - 5 V note 5; VLCD = VDD - 5 V +20 +20 5 7.5 mV mV k k
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
PCF8576C
11 AC CHARACTERISTICS VDD = 2 to 6 V; VSS = 0 V; VLCD = VDD - 2 V to VDD - 6 V; Tamb = -40 to + 85 C; unless otherwise specified. SYMBOL fclk PARAMETER oscillator frequency normal mode power-saving mode tclkH tclkL tPSYNC tSYNCL tPLCD CLK HIGH time CLK LOW time SYNC propagation delay time SYNC LOW time driver delays with test loads VLCD = VDD - 5 V VDD = 5 V; note 1 VDD = 3.5 V 125 21 1 1 - 1 - 200 31 - - - - - - - - - - - - - - - - 315 48 - - 400 - 30 - - - - - 1 0.3 400 - - - kHz kHz s s ns s s s s s s s s s pF ns ns s CONDITIONS MIN. TYP. MAX. UNIT
Timing characteristics: I2C-bus; note 2 tBUF tHD;STA tSU;STA tLOW tHIGH tr tf CB tSU;DAT tHD;DAT tSU;STO Notes 1. At fclk < 125 kHz, I2C-bus maximum transmission speed is derated. 2. All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to VIL and VIH with an input voltage swing of VSS to VDD. bus free time START condition hold time set-up time for a repeated START condition SCL LOW time SCL HIGH time SCL and SDA rise time SCL and SDA fall time capacitive bus line load data set-up time data hold time set-up time for STOP condition 4.7 4.0 4.7 4.7 4.0 - - - 250 0 4.0
SYNC
6.8 (2%) 3.3 k (2%) 1 nF
V DD
CLK
0.5VDD
SDA, SCL
1.5 k (2%)
VDD
BP0 to BP3, and S0 to S39
VDD
MBE544
Fig.20 Test loads.
1998 Jul 30
30
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
PCF8576C
handbook, full pagewidth
1/ f clk t clkH t clkL 0.7VDD 0.3VDD
CLK
SYNC
0.7VDD 0.3VDD t PSYNC t PSYNC t SYNCL 0.5 V (VDD = 5 V) 0.5 V t PLCD
MBE545
BP0 to BP3, and S0 to S39
Fig.21 Driver timing waveforms.
handbook, full pagewidth
SDA
t BUF
t LOW
tf
SCL
t HD;STA
tr
t HD;DAT
t HIGH
t SU;DAT
SDA t SU;STA
MGA728
t SU;STO
Fig.22 I2C-bus timing waveforms.
1998 Jul 30
31
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
11.1 Typical supply current characteristics
PCF8576C
50 I SS (A) 40
MBE530
MBE529
50 normal mode I LCD (A) 40
30
30
20 power-saving mode 10
20
10
0 0 100 f frame (Hz) 200
0 0 100 f frame (Hz) 200
VDD = 5 V; VLCD = 0 V; Tamb = 25 C.
VDD = 5 V; VLCD = 0 V; Tamb = 25 C.
Fig.23 -ISS as a function of fframe.
Fig.24 -ILCD as a function of fframe.
handbook, halfpage
50
MBE528 - 1
MBE527 - 1
I SS (A) 40 normal mode f clk = 200 kHz
handbook, halfpage
50
I LCD
(A) 40
85 C
o
30
30 25 C
o
20
20
o
10
power-saving mode f clk = 35 kHz
40 C 10
0 0 5 V DD (V) 10
0 0 5 V DD (V) 10
VLCD = 0 V; external clock; Tamb = 25 C.
VLCD = 0 V; external clock; fclk = nominal frequency.
Fig.25 ISS as a function of VDD. 1998 Jul 30 32
Fig.26 ILCD as a function of VDD.
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
11.2 Typical characteristics of LC D outputs
PCF8576C
MBE532 - 1
handbook, halfpage
10
2.5 R O(max) (k) 2.0 RS
MBE526
R
O(max) (k) RS
1.5 1 R BP 1.0 R BP
0.5
10
-1
0
3
VDD (V)
6
0 40
0
40
80
120 o Tamb( C)
VLCD = 0 V; Tamb = 25 C.
VDD = 5 V; VLCD = 0 V.
Fig.27 RO(max) as a function of VDD.
Fig.28 RO(max) as a function of Tamb.
1998 Jul 30
33
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
ndbook, full pagewidth
1998 Jul 30
SDA SCL SYNC CLK V DD OSC A0 A1 A2 SA0 V SS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 34 S7 S8 S9 S10 S11 S0 backplanes S10 S11 24 25 26 27 28 33 32 31 30 29 S17 S16 S15 S14 S13 S12 S12 S13 S39 segments 56 55 54 53 52 51 50 49 48 47 46 45 44 43 S39 S38 S37 S36 S35 S34 S33 S32 S31 S30 S29 S28 S27 S26
12 APPLICATION INFORMATION
Philips Semiconductors
Universal LCD driver for low multiplex rates
SDA SCL SYNC CLK V DD VSS V LCD 1 2 3 4 5 6 7 8 9 10 11 12 BP0 BP2 open BP1 BP3 S40 S41 S42 S43 13 14 15 16 17 18 19 20 34 S47 S48 S49 S50 S51 24 25 26 27 28 33 32 31 30 29 S57 S56 S55 S54 56 55 54 53 52 51 50 49 48 47 46 45 44 43 S79 S78 S77 S76 S75 S74 S73 S72 S71 S70 S69 S68 S67 S66 S65 S64 S63 S62 S61
34
V LCD BP0 BP2 BP1 BP3 S0 S1 S2 S3
PCF 8576CT
42 41 40 39 38
S25 S24 S23 S22 S21
PCF 8576CT
42 41 40 39 38
Product specification
S53 S52 S52 S53 S79
MBE537
PCF8576C
S40
S50
S51
Fig.29 Single plane wiring of packaged PCF8576CTs.
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
12.1 Chip-on-glass cascadability in single plane
PCF8576C
The only bus line that does not require a second opening to lead through to the next PCF8576C is VLCD, being the cascade centre. The placing of VLCD adjacent to VSS allows the two supplies to be tied together. When an external clocking source is to be used, OSC of all devices should be tied to VDD. The pads OSC, A0, A1, A2 and SA0 have been placed between VSS and VDD to facilitate wiring of oscillator, hardware subaddress and slave address.
In chip-on-glass technology, where driver devices are bonded directly onto glass of the LCD, it is important that the devices may be cascaded without the crossing of conductors, but the paths of conductors can be continued on the glass under the chip. All of this is facilitated by the PCF8576C bonding pad layout (Fig.30). Pads needing bus interconnection between all PCF8576Cs of the cascade are VDD, VSS, VLCD, CLK, SCL, SDA and SYNC. These lines may be led to the corresponding pads of the next PCF8576C through the wide opening between VLCD pad and the backplane output pads. 13 BONDING PAD LOCATIONS
S17
S16
S15
S14
S13
S12
S11
S10
S9
S8
S7
S6
S5
22
34
33
32
31
30
29
28
27
26
25
24
23
21 20 19 18 17 16 15 14
S18 S19 S20 S21 S22 S23 S24 S25 3.20 mm S26 S27 S28 S29 S30 S31 S32 S33
S4
35 36 37 38 39 40 41 42 43 44
S3 S2 S1 S0 BP3 BP1 BP2 BP0
x 0 0 y
13
45 46 47 48 49 50 51 52 53 54 55 56 1 2 3 4 5 6 7
12
VLCD
PCF8576C
11 10 9 8
VSS SA0 A2 A1
SDA
SYNC
OSC
S34
S35
S36
S37
S38
S39
SCL
CLK
2.92 mm
V DD
A0
MBE536
Chip dimensions: approximately 2.92 x 3.20 mm. Pad area: 0.0121 mm2. Bonding pad dimensions: 110 x 110 m.
Fig.30 Bonding pad locations.
1998 Jul 30
35
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
Table 16 Bonding pad locations (dimensions in m) All x/y coordinates are referenced to the centre of the chip (see Fig.30). SYMBOL SDA SCL SYNC CLK VDD OSC A0 A1 A2 SA0 VSS VLCD BP0 BP2 BP1 BP3 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 PAD 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 x -74 148 355 534 742 913 1087 1290 1290 1290 1290 1290 1290 1290 1290 1290 1290 1290 1290 1290 1074 914 741 581 408 248 75 -85 -258 -418 -591 y -1380 -1380 -1380 -1380 -1380 -1380 -1380 -1284 -1116 -945 -751 -485 125 285 458 618 791 951 1124 1284 1380 1380 1380 1380 1380 1380 1380 1380 1380 1380 1380 SYMBOL S15 S16 S17 S18 S19 S20 S21 S22 S23 S24 S25 S26 S27 S28 S29 S30 S31 S32 S33 S34 S35 S36 S37 S38 S39 PAD 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 - - - x -751 -924 -1084 -1290 -1290 -1290 -1290 -1290 -1290 -1290 -1290 -1290 -1290 -1290 -1290 -1290 -1290 -1290 -1290 -1083 -923 -750 -590 -417 -257 -1290 -1295 1305
PCF8576C
y 1380 1380 1380 1243 1083 910 750 577 417 244 84 -89 -249 -422 -582 -755 -915 -1088 -1248 -1380 -1380 -1380 -1380 -1380 -1380
Alignment marks C1 C2 F 1385 -1385 -1405
1998 Jul 30
36
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
14 PACKAGE OUTLINES VSO56: plastic very small outline package; 56 leads
PCF8576C
SOT190-1
D
E
A X
c y HE vM A
Z 56 29
Q A2 A1 pin 1 index Lp L 1 e bp 28 wM detail X (A 3) A
0
5 scale
10 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. 3.3 0.13 A1 0.3 0.1 0.012 0.004 A2 3.0 2.8 0.12 0.11 A3 0.25 0.01 bp 0.42 0.30 c 0.22 0.14 D (1) 21.65 21.35 E (2) 11.1 11.0 e 0.75 HE 15.8 15.2 L 2.25 0.089 Lp 1.6 1.4 0.063 0.055 Q 1.45 1.30 v 0.2 w 0.1 y 0.1 Z (1) 0.90 0.55
0.017 0.0087 0.85 0.012 0.0055 0.84
0.44 0.62 0.0295 0.43 0.60
0.057 0.035 0.008 0.004 0.004 0.051 0.022
7 0o
o
Note 1. Plastic or metal protrusions of 0.3 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT190-1 REFERENCES IEC JEDEC EIAJ EUROPEAN PROJECTION
ISSUE DATE 96-04-02 97-08-11
1998 Jul 30
37
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
PCF8576C
LQFP64: plastic low profile quad flat package; 64 leads; body 10 x 10 x 1.4 mm
SOT314-2
c
y X A 48 49 33 32 ZE
e E HE wM bp 64 1 pin 1 index 16 ZD bp D HD wM B vM B vM A 17 detail X L Lp A A2 A1 (A 3)
e
0
2.5 scale
5 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A max. 1.60 A1 0.20 0.05 A2 1.45 1.35 A3 0.25 bp 0.27 0.17 c 0.18 0.12 D (1) 10.1 9.9 E (1) 10.1 9.9 e 0.5 HD HE L 1.0 Lp 0.75 0.45 v 0.2 w 0.12 y 0.1 Z D (1) Z E (1) 1.45 1.05 1.45 1.05 7 0o
o
12.15 12.15 11.85 11.85
Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT314-2 REFERENCES IEC JEDEC EIAJ EUROPEAN PROJECTION
ISSUE DATE 95-12-19 97-08-01
1998 Jul 30
38
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
15 SOLDERING 15.1 Introduction
PCF8576C
If wave soldering cannot be avoided, for LQFP packages with a pitch (e) larger than 0.5 mm, the following conditions must be observed: * A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used. * The footprint must be at an angle of 45 to the board direction and must incorporate solder thieves downstream and at the side corners. 15.3.2 VSO
There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used. This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (order code 9398 652 90011). 15.2 Reflow soldering
Wave soldering techniques can be used for all VSO packages if the following conditions are observed: * A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used. * The longitudinal axis of the package footprint must be parallel to the solder flow. * The package footprint must incorporate solder thieves at the downstream end. 15.3.3 METHOD (LQFP AND VSO)
Reflow soldering techniques are suitable for all LQFP and VSO packages. Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 50 and 300 seconds depending on heating method. Typical reflow peak temperatures range from 215 to 250 C. 15.3 15.3.1 Wave soldering LQFP
During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured. Maximum permissible solder temperature is 260 C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 C within 6 seconds. Typical dwell time is 4 seconds at 250 C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications. 15.4 Repairing soldered joints
Wave soldering is not recommended for LQFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices. CAUTION Wave soldering is NOT applicable for all LQFP packages with a pitch (e) equal or less than 0.5 mm.
Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 C.
1998 Jul 30
39
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
16 DEFINITIONS Data sheet status Objective specification Preliminary specification Product specification Limiting values
PCF8576C
This data sheet contains target or goal specifications for product development. This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains final product specifications.
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. 17 LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. 18 PURCHASE OF PHILIPS I2C COMPONENTS
Purchase of Philips I2C components conveys a license under the Philips' I2C patent to use the components in the I2C system provided the system conforms to the I2C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.
1998 Jul 30
40
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
NOTES
PCF8576C
1998 Jul 30
41
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
NOTES
PCF8576C
1998 Jul 30
42
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex rates
NOTES
PCF8576C
1998 Jul 30
43
Philips Semiconductors - a worldwide company
Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010, Fax. +43 160 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 0044 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Germany: Hammerbrookstrae 69, D-20097 HAMBURG, Tel. +49 40 23 53 60, Fax. +49 40 23 536 300 Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 4894 339/239, Fax. +30 1 4814 240 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381 Middle East: see Italy Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Pakistan: see Singapore Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 Portugal: see Spain Romania: see Italy Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italy South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494 South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SAO PAULO, SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 821 2382 Spain: Balmes 22, 08007 BARCELONA, Tel. +34 93 301 6312, Fax. +34 93 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745 Switzerland: Allmendstrasse 140, CH-8027 ZURICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263 Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Talatpasa Cad. No. 5, 80640 GULTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381 Uruguay: see South America Vietnam: see Singapore Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 625 344, Fax.+381 11 635 777 Internet: http://www.semiconductors.philips.com
For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825 (c) Philips Electronics N.V. 1998
SCA60
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.
Printed in The Netherlands
415106/1200/06/pp44
Date of release: 1998 Jul 30
Document order number:
9397 750 04196

▲Up To Search▲

Price & Availability of PCF8576C

	To Download PCF8576C Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .